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Abstract
Performance tuning of non-blocking threads is based
on graph partitioning algorithms that create serial code
blocks from dependence graphs. Previously existing al-
gorithms are directed toward deadlock-avoidance and
maximization of run-length. The latter criterion of-
ten generates a high synchronization overhead. This
paper presents a partitioning algorithm for depen-
dence graphs that uses a heuristic to determine a cost-
ecient solution based on an architecture-dependent
cost function. We present empirical results based on
benchmark programs that were compiled with MIT's
Id compiler, extended by our architecture-dependent
partitioning algorithm. The results demonstrate a re-
duction in software overhead with our architecture-
dependent partitioning algorithm, compared with pre-
viously existing partitioning methods. The execution
of the sample programs on an emulator for the Mon-
soon dataow architecture shows a reduced number of
processor cycles.
1 Introduction
Programs that were designed to execute on von
Neumann architectures consist of serial code. Each in-
struction designates a single successor instruction that
depends on the program order and the machine status.
Instruction execution on the most advanced von Neu-
mann architectures|the superscalar microprocessors
[22] like the PentiumPro, the HP8000, or the MIPS
R10000|happens out-of-order, due to the application
of a local dataow principle within an instruction win-
dow. However, the processor-external view of the in-
struction execution must follow the serial control ow
due to the serial program order. This requirement re-
sults in a complex microprocessor organization using
register renaming, reorder buering, and a completion
or retirement phase during pipeline execution, that
slows down execution speed.
Although the program order is total, the execu-
tion ordering must not be such restricted. Data and
control ow of the program dene a partial order on
the set of instructions in the code block. Dataow
or dependence graphs are a suitable medium to de-
scribe these dependencies. When using the dataow
scheme, programs are compiled into dataow graphs
that represent the data dependencies among instruc-
tions. Scheduling is data-driven: an instruction is
ready to execute as soon as all required operands are
available. The availability of operands is signaled by
tokens that conceptually are propagated on the arcs
of the dataow graph. Dataow architectures can be
viewed as hardware interpreters of dataow graphs.
They use token matching prior to instruction execu-
tion. This synchronization scheme is able to exploit
all possible parallelism at instruction level but, unfor-
tunately, leads to superuous control overhead when
executing sequences of instructions.
Arvind et al. [1] analyze the computational scheme
of dataow architectures and compare them to von
Neumann architectures. As regards the cost of pro-
gram execution, a program code can be divided into
the so-called basic work that must be executed on each
target architecture and into an architecture-dependent
part called overhead. The sources of overhead in
dataow architectures are the additional code for un-
folding of parallelism (several outbound arcs of a node
in the dataow graph) and for synchronization (sev-
eral inbound arcs of a node). A conceptual source of
potential speed-up is the clipping of parallelism dur-
ing the unfolding phase, automatically resulting in less
synchronization overhead. A trade-o must be found
between the cost of unfolding parallelism and the ben-
ets from utilizing parallelism. We are thoroughly
convinced that the trade-o should strongly depend
on an architectural cost function.
To solve the overhead problem of ne-grain
dataow, dataow graphs can be partitioned into sub-
graphs each with its own synchronization interface and
parallel unfolding interface to the remainder graph.
Each subgraph that exhibits a low degree of paral-
lelism can be identied within a dataow graph and
transformed into a sequential thread. By serializing
subgraphs to threads the goal of overhead reduction
can be reached.
A thread in this sense is a subset of the instruc-
tions within a procedure body such that a compile-
time ordering can be determined which is valid for all
contexts in which the procedure can be invoked. Sec-
ond, the thread should be non-blocking, i.e., once the
rst instruction in a thread is executed, it is always
possible to execute each of the remaining instructions
in the compile-time ordering, without pause, interrup-
tion, or execution of instructions from other threads
[19].
This proceeding is supported by the architectural
proposals of dataow computers using the hybrid
dataow model [3] where a thread of instructions is
executed consecutively without matching further to-
kens except for the rst instruction of the thread. Val-
ues passed between instructions from the same thread
are stored in registers instead of writing them back
to memory. These registers may be referenced by any
succeeding instruction in the thread.
The next section describes and analyses the dier-
ent strategies for dependence graph partitioning due
to Iannucci, Hoch et al., and Schauser, which are pre-
decessors and presuppositions of our own architecture-
dependent partitioning method presented in section
3. The architecture-dependent partitioning algorithm
is a heuristic for determining a cost-ecient solution
that is based on an architecture-dependent cost func-
tion. It can be proven that the algorithmic solution
does not deteriorate during the proceeding of algo-
rithm [2]. Moreover, the architecture-dependent par-
titioning criterion can be reduced to a very simple rule
in case of a hybrid dataow architecture as target ar-
chitecture. We present empirical results in section 4
before the conclusions.
2 Partitioning algorithms
Iannucci identies the following, partly contradict-
ing goals for partitioning algorithms [10]:
 Maximization of exploitable parallelism: A degree
of parallelism in the application program, that is
higher than the parallelism that can directly be
utilized by the machine, is used for the hiding of
memory and network latencies in dataow archi-
tectures.
 Maximization of run length: Longer threads lead
to longer intervals between context switches (run
length). Run lengths which are long compared
to pipeline depth have a positive eect on short-
ening critical path time. Short run lengths tend
to create pipeline bubbles. Locality might be in-
creased by longer run lengths but parallelism is
restricted.
 Minimization of explicit synchronization: Ex-
plicit synchronization operations and instructions
necessary for the unfolding of parallelism are main
sources of overhead in dataow architectures. Re-
striction of such overheads is a main source of
higher eciency. However, also the degree of par-
allelism shrinks.
 Deadlock avoidance: Deadlocks must be avoided.
Two instructions whose execution order is dy-
namically determined cannot be statically sched-
uled in a single thread, otherwise potentially lead-
ing to a deadlock.
 Maximization of machine utilization: Partitions
can be compared on the basis of how well they
keep the dataow processor pipeline full. In con-
trast to von Neumann architectures a pipeline
in a (hybrid) dataow machine executes instruc-
tions of dierent contexts in consecutive pipeline
stages. The dataow pipeline starves, if there are
not enough contexts available, resulting in a bad
machine utilization. This metric is architecture
dependent. It is less general than the previously
described but no less important.
Non-strict dataow languages like Id [13] create
static and dynamic dependences between instructions,
that must be observed during the compile-time par-
titioning of dataow graphs. Static dependences are
the \true" data dependences, while dynamic depen-
dences are caused by control dependences or by split-
phase transactions [1]. Partitioning methods may gen-
erate additional static and dynamic dependences that
are not present in the original dataow graph and
that may cause deadlock. Safe partitioning algorithms
perform only deadlock-free transformations, thereby
generating deadlock-free partitions from deadlock-free
programs.
The creation of a graph partition that is optimal rel-
ative to a realistic weight function is NP-complete [24].
In general, only approximate solutions are determined
using iterative methods. The advantages of such al-
gorithms are their simplicity, run-time eciency, and
prove of the safety of the solution by using only safe
transformations in each iteration step.
Existing partitioning algorithms can be classied
as depth-rst or breadth-rst. Depth-rst algorithms
[5, 10] partition by choosing a path from an input to an
output of a (sub)graph, assembling the visited instruc-
tion nodes into a thread, removing the corresponding
nodes from the graph in the process. The algorithm is
repeated until no instructions remain unpartitioned.
Such partitionings tend to produce long threads while
breadth-rst algorithms allow to control partitioning
by the degree of parallelism [12, 23].
Usually, cost functions that are easy to verify are
used to control the partitioning. How far the gen-
erated partitions satisfy the goals stated above is de-
scribed by heuristics that are empirically validated. In
the following we describe several depth-rst partition-
ing algorithms in more detail.
The goal of Iannucci's partitioning algorithm [10]|
called method of dependence sets|is the generation of
a safe partition of the dataow graph. The dependence
set of a node i is the set of all names of annotated nodes
from which node i is reachable traveling along static
arcs, only. Nodes with identical dependence sets are
assembled to a thread. Conceptually, it is a depth-
rst traversal of each end node of dynamic arcs, form-
ing its own thread. A node is added to a thread, if
no dynamic arcs and no static arcs stemming from
nodes with a dierent annotation end in that node. If
a node is not added, the subgraph starting with this
node is cut and the node itself is a starting point for
a new traversal, generating a new thread. The algo-
rithm terminates when all instructions are assigned to
threads.
Hoch et al. [9] enhance Iannucci's algorithm by a
further criterion for thread fusion. The goals of their
partitioning algorithm are the maximization of the
thread length and the minimization of the synchro-
nization between threads. In addition to Iannucci's
annotations, all starting nodes of dynamic arcs are
marked by Hoch et al.'s partitioning. Iannucci's de-
pendence sets are called entry sets, and the analogous
sets which are based on the starting nodes of dynamic
arcs are called exit sets. Nodes are assembled to a
thread if either their entry sets or their exit sets are
the same. Hoch et al.'s algorithm is also safe.
Schauser [18, 19, 20] extends the ideas of Iannucci
and Hoch et al. by two proposals of partitioning al-
gorithms: iterated partitioning and separation con-
straint partitioning.
Iterated partitioning is an extension of Hoch et al.'s
algorithm. The dependence sets (Hoch et al.'s entry
sets) and demand sets (Hoch et al.'s exit sets) are com-
puted, and dependence-set and demand-set partition-
ing are applied alternately in the iterated partitioning
scheme.
During dependence-set partitioning, nodes with the
same dependence sets are assembled to threads, while
in the case of demand-set partitioning nodes with the
same demand sets are assembled. Dependence-set and
demand-set partitioning are greedy partitioning algo-
rithms: they both seek to group together nodes into
maximal subsets, where the sole criteria for grouping
nodes together is whether they depend on the same
set of inlet or outlet annotations [19]. To create a safe
partitioning, an intermediate step called subpartition-
ing is introduced, that splits threads with internal dy-
namic dependences. Thereby the dependence-set par-
titioning as well as the demand-set partitioning are
proven to be safe.
It can easily be seen that in general nodes with the
same dependence set may have dierent demand sets.
That is the basis for the iterated partitioning : A par-
tition of the dataow graph is generated starting with
one of the two methods described above. Then a re-
duced graph is constructed that consists of threads as
nodes and dependences between threads as arcs. Mul-
tiple arcs between the same nodes are omitted. The
remaining arc is dynamic whenever one of the omit-
ted multiple arcs is a dynamic one. The process is
repeated with the resulting graph until a stationary
partition is reached. Each step is a safe transforma-
tion.
Although the iterated partitioning algorithm is
more powerful than dependence-set or demand-set
partitioning, in some cases it may still fail to group
nodes which can safely be merged into a single thread.
The second method of Schauser, separation constraint
partitioning, does not exhibit this limitation. It stems
from a dual approach. The previous methods place
two instructions in a thread, if specic criteria based
on the reachability of the nodes are fullled.
Schauser's separation constraint partitioning com-
putes separation constraints which tell for any two
nodes whether they can be merged or not. Two nodes
are not assembled in the same thread if they are joined
by an indirect dependence. Such a dependence consti-
tutes a separation constraint that arises due to non-
strictness and long latency communication.
The separation constraint partitioning computes
separation constraints from a dataow graph. Nodes
without a separation constraint are assembled into a
thread. Thereby a reduced graph is yielded and the
process repeated until the partitioning consists only of
threads with mutual separation constraints.
The resulting partition is not unique, in contrast to
a partition generated by one of the previously stated
methods. Threads are maximized by their length in
the sense that it is not possible to lengthen the longest
threads by adding further nodes. Only the result par-
tition is safe. Actually Schauser uses a mixture of sep-
aration constraint and of iterated partitioning for the
implementation of partitioning due to the complexity
of the algorithm.
The primary goal of the partitioning methods
stated above is the creation of a safe partition. Quan-
titative measures of the target architecture are not
considered by the algorithms. The methods tend to
create long threads with reduced interthread commu-
nication. In dataow architectures, however, a con-
text switch is cheap. The main goal of a partitioning
should be the reduction of the synchronization cost.
The cost function for synchronization is architecture-
dependent, and is not linear in the number of arcs to
synchronize. Since execution of coarse-grained threads
causes additional cost, an analysis of the total cost is
necessary.
All partitioning algorithms described above are
based on Iannucci's method of dependence sets with
a safe partition as single goal, partly enhancing Ian-
nucci's method by the second goal of maximization
of run length. All algorithms are provable safe. The
lack of an appropriate cost function implies that run-
time eciency deterioration cannot be excluded by the
proceeding of the algorithm. Our own architecture-
dependent partitioning algorithm states a heuristic for
determining a cost-ecient solution. It can be proven
that there is no deteriorating by the proceeding to-
wards the algorithmic solution. Moreover, in case of
a hybrid dataow architecture as target architecture,
the architecture-dependent partitioning criterion is re-
duced to a very simple rule.
3 Architecture-dependent partitioning
We now present a simple analytic cost model that
describes the execution of threads on a dataow archi-
tecture. We assume a dynamic dataow architecture
with explicit token-store (ETS) [15], where a token is
passed, in succession, through a token queue, a match-
ing unit, an instruction fetch unit, an ALU, and a form
token unit. The architecture provides a set of internal
registers that are used to store intermediate results.
The matching unit accesses the frame memory, using
the direct-matching scheme. Each instruction in the
instruction set can appear as a synchronization point
according to the direct-matching scheme, aside from
some special instructions where the matching unit syn-
chronizes a set of tokens without passing any values.
The form token unit generates up to two result to-
kens for each processed instruction. Processing of an
instruction needs a complete execution cycle, even in
case of a mismatch in the matching unit.
How a code block is executed on such an archi-
tecture? The code block consists of a set of threads.
Each thread is composed of a synchronization inter-
face, a thread body, and a parallel unfolding interface.
The leading instructions of a thread form the, usu-
ally tree-like, synchronization interface. Thread body
and parallel unfolding interface may be interleaved;
together they are organized as a totally ordered set
of instructions. The instructions for the thread body
as well as for the synchronization interface are chosen
such that, after all inbound arcs have been synchro-
nized, the instructions in the thread body and par-
allel unfolding interface can be sequentially executed
without interruption. The succession of instructions in
the synchronization interface as well as in the thread
body follows the dataow principle. The form token
unit generates, for each processed instruction in the
thread body, a result token destined to the next in-
struction in the sequential thread; this result token is
directly passed to the matching unit in the following
cycle. Thus, for each instruction in the thread body, at
most one result token can be destined to an instruction
in another thread, except for the last instruction of a
thread, that can send up to two result tokens to dier-
ent threads. Values can be passed in registers between
instructions of the same thread body; each of these
instructions can read at most one further value from
the frame. We distinguish the following approaches to
pass values to threads:
1. Values are transferred between threads on tokens.
In this case, all instructions in the thread body
are ready for execution as soon as all tokens on
inbound arcs have been synchronized and the val-
ues passed on them have been made available to
the instructions in the thread body.
2. Values are passed between threads via an ETS
frame. Then, all instructions in the thread body
are ready for execution as soon as a precalculated
number of tokens have been synchronized and the
values in the frame have been made available to
the instructions in the thread body.
The cost of the synchronization interface and the
parallel unfolding interface, measured in the number
of processor cycles, is dierent for these approaches.
In this paper we only present results for the case that
values are passed on tokens; the other case is treated
in [4]. In the sequel we use the following notation:
I the set of threads of the code block (i.e., a de-
scription of the partition)
I the number of threads in the code block, I = jIj
Ni the number of instructions in the body of thread
i
Si the number of tokens carrying values that are
synchronized via the synchronization interface of
thread i
Ui the number of tokens carrying no values that are
synchronized via the synchronization interface of
thread i
(S;U) the cost (measured in processor cycles) of the syn-
chronization by the synchronization interface for
S tokens carrying values and U tokens carrying
no values (if values are passed via the frame, then
S denotes the number of values needed from other
threads, covering the expenses of store resp. load
operations)
Fi the number of result tokens generated by the par-
allel unfolding interface of thread i
'(F ) the cost (measured in processor cycles) of gen-
erating F result tokens by the parallel unfolding
interface
 and ' are architecture-dependent cost functions
for an optimum coding of the synchronization inter-
face and the parallel unfolding interface, relative to the
chosen approach to transfer values between threads.
In our basic model, that covers the mandatory fea-
tures of dynamic dataow architectures, ' is dened
by '(F ) = max(F   2; 0); function  is depicted in
Fig. 1. Under these conditions, the number of proces-
sor cycles needed to execute a single thread i is given
by Ti = (Si; Ui)+Ni+'(Fi). The cost for executing




Now we study the eects of generating a new par-
tition of a code block by merging some threads; we
conne ourselves to the merging of only two threads.
Some formulae derived in [4] imply that the synchro-
nization interface constitutes the main source of ad-
ditional overhead introduced by coarsen the partition.
In consequence, the synchronization cost function pro-
vides us with an architecture-dependent criterion to
decide whether merging of threads would be advan-
tageous. Such a criterion can|and should|be used
in every partitioning algorithm that iteratively deter-
mines the nal partition by merging some threads.
As an example of our proposed proceeding, we show
how to modify the iterated dependence-demand-set
Figure 1: Synchronization cost function  of the basic
model
partitioning algorithm of Schauser et al. [18]; we fol-
low Schauser [19] in our terminology. Assume the code
block has been decomposed into disjoint basic blocks;
the latter represent our program as directed acyclic
subgraphs that are connected through their interfaces.
We annotate these graphs with inlets and outlets, as
described in [19].
The algorithm annotates all end nodes of dynamic
dependencies with unique names. As mentioned
above, the dependence set of a node i is the set of
all names of annotated nodes from which node i is
reachable traveling along static arcs, only. If node i is
itself an endpoint of a dynamic dependence, its own
name is added to its dependence set. The analogous
sets which are based on the starting nodes of dynamic
arcs are called demand sets [19].
Whereas Schauser in one partitioning step merges
all nodes with identical dependence set resp. demand
set, we only merge two threads if the Schauser crite-
rion holds and the synchronization cost function in-
dicates that this merging will be useful. Such merg-
ing does not change the actual dependence set resp.
demand set, thus the newly generated thread can im-
mediately participate in further merging transforma-
tions. Also, two nodes are not assembled in the same




1. Count the number of inbound arcs of each node in
the basic block, separately for arcs carrying values
resp. arcs carrying no values; then calculate the
value of function  for each node.
2. Determine the dependence sets of all nodes.
3. Choose an arbitrary pair of nodes i and j with
identical dependence set, and merge them if the
following conditions hold:
 there is no separation constraint between
node i and node j
 merging nodes i and j results in a node k
with
(Sk; Uk)  (Si; Ui) + (Sj ; Uj) (*)
Repeat step 3 until the partition becomes station-
ary.
4. Determine the demand sets of all nodes.
5. Choose an arbitrary pair of nodes i and j with
identical demand set, and merge them if the fol-
lowing conditions hold:
 there is no separation constraint between
node i and node j
 merging nodes i and j results in a node k
with
(Sk; Uk)  (Si; Ui) + (Sj ; Uj) (*)
Repeat step 5 until the partition becomes station-
ary.
6. Repeat steps 1{5 until the partition eventually
becomes stationary.
The proposed merging criterion prevents additional
synchronization cost. However, we have the impres-
sion that this criterion might be hardly practicable, in
particular if few mergings would be refused. Thus we
also derived a more handy test, that can be applied
under certain conditions.
The course of the function  has a jump whose po-
sition (S + T = 3) and height (Fig. 1) depend on the
capabilities of the matching unit in the target archi-
tecture. The height of this jump prevents a merging of
threads that have more inbound arcs carrying a value
than can be coded within a single instruction to the
matching unit. We can take advantage of this fact
and simplify our merging criterion: Threads should
not be merged if the synchronization interface of the
new thread generated from them could not be coded
as a single instruction. If we substitute this simpli-
ed merging criterion into the partitioning algorithm
described above (formulae marked by an asterisk), we
always end up with a nal partition that uses fewer
cycles than the initial nonpartitioned code block.
In [4] we studied the impact of several architectures
on the partitioning algorithm; in the sequel we direct
our discussion toward the Monsoon architecture [15].
Function ' there is identical to the one of our proposed
basic model; function  is depicted in Fig. 2. In the
following section we analyze some sample partitions
and show experimental results.
Figure 2: Synchronization cost function  of Monsoon
4 Experimental work
In this section we compare the performance of our
partitioning algorithm to the algorithms of Schauser
[19], i.e., iterated partitioning and separation con-
straint partitioning. The algorithms given by Schauser
aimed at a partition of a code block into threads that
should be as long as possible (second Iannucci cri-
terion) and thus reduce interthread communication
(third Iannucci criterion).
As an example we used a program for the solution
of the heat diusion problem, written in the dataow
language Id [13]; the code of this program can be
found in [25]. We compiled and executed this pro-
gram within the programming environment ID World
[11] of the MIT. The latter comprises an Id compiler
that produces code for the Monsoon dataow machine
[15], an emulator of Monsoon, and a collection of di-
agnosis tools. The Id compiler generates a dataow
graph from the program. All partitioning algorithms
we investigated use cycle-free directed graphs. Cycle-
containing graphs are rst decomposed into cycle-free
subgraphs before any of these methods can be applied.
We studied in detail the partitioning of one cycle-
free subgraph from the dataow graph that corre-
sponds to the following fragment of the program:
|[i,u2] = A[i,u2] ||i <- l1+1 to u1-1
For the dierent partitions we generated code that
could be executed on the Monsoon. Relevant param-
eters of this code are
 the number and the length of the threads
 the number of arcs connecting the threads, and
their synchronization cost
 the dynamic length (measured in processor cy-
cles) of the partitions, excluding latencies
The results of our analysis are given in Tab.
1. Schauser's partitioning algorithms generate long
threads but at the expense of a high synchroniza-
tion cost. The threads generated by our algorithm
have shorter average length than with Schauser's al-
gorithms, and thus are more suited to hide the latency
of split-phase transactions.
So far we compared partitions destined to the same
architecture. In the sequel we relate the partition pro-
posed by us for the Monsoon with partitions destined
to other hybrid dataow architectures. To study this
problem, we constructed a testbed.
The basis of our experimental environment is still
the ID World environment [11]. This system gener-
ates monasm code (i.e., Monsoon machine code). The
monasm code can be emulated in the ID World envi-
ronment. Since we were interested in comparing dif-
ferent hybrid dataow architectures, we developed a
stand-alone emulator whose behavior can be adapted
to several architectural properties through parame-
ters. This emulator is based on the instruction set
of the Monsoon. The specication of the Monsoon ar-
chitecture has been preserved as far as possible, with
the following exceptions:
 Our emulator supports 256 registers.
 SVC. instructions do not call handler functions
but implement their functionality, blocking the
pipeline during a prescribed number of cycles.
 We can emulate any number of processors and
structure memory elements, as long as this num-
ber is a power of 2.
 We disregard network conicts; network instruc-
tions can be penalized with latencies.
The instruction set and the specication of the vari-
ous units in the processing element have been adapted
to the needs of dierent architectures. Here we focus
on provisions that are directed towards a cheaper syn-
chronization. Besides Monsoon, we distinguish three
further modes of operation:
1. The 2.5-address machine. This mode adopts the
separation of match oset and operand oset as
in the Epsilon project [7]. The matching unit can
address two operands in the frame independently.
Results are passed in registers.
2. The 3-address machine. The matching unit is as
in the 2.5-address machine. Results can be writ-
ten back to the frame.
3. Load-store-architecture. From the EM project
[17] we adopted the RISC-like execution of the
instructions. The matching unit serves two pur-
poses: implementing the direct-matching scheme
as well as reading/writing values from/to the
frame (the emulator diers from the EM project
in this respect).
In addition to the emulator we developed a code
generator. We partition the Monsoon assembly code
generated by the ID World environment. A compiler
backend is used to generate threaded code for the var-
ious modes of operation of the emulator.
Our simulation results compare our method to
partition Monsoon code with Schauser's iterated
dependence-demand-set partitioning on idealized com-
peting architectures and with non-partitioned Mon-
soon code. We used the benchmark programs b, sorts
[21], and speech [16] to compare the generated code on
the basis of the following two criteria:
 The number of tokens in the system measures the
quality of the generated code. (Good code intro-
duces few tokens.)
 The shortest path is correlated to the resulting
degree of parallelism and thus to the possibility
of hiding latencies.
The three sample programs have been processed
on the emulator for 1 to 16 processors (and 1 to 16
structure memory elements). Fig. 3 shows the results
of the emulation for the program speech; for a de-
tailed review of all results see [4]. The results prove
that iterated partitioning can not diminish the over-
head of ne-grain dataow without additional cost.
Only after optimizing the architecture parameters we
achieve threaded code that executes at the same speed
as ne-grained code. One way out would be to hide
the synchronization cost by decoupling the match-
ing from the processing, as in *T [14] or the De-
coupled Graph/Computation model [6]. Architecture-
dependent partitioning generates code with a cost of
about 80% of that of ne-grained code. Thus we
reached our goal to reduce the overhead without addi-
tional cost. The reduction in the degree of parallelism,
caused by the partitioning, apparently had no nega-
tive eect on the utilization of the pipeline during our
experiments.
Figure 3: Speed-up of benchmark speech
5 Conclusions
In this paper, we presented a new architecture-
dependent partitioning algorithm to create non-
blocking threads from dependence graphs. Previously
published partitioning algorithms are directed toward
deadlock-avoidance and maximization of run-length,
and often generate a high synchronization overhead.
In contrast, our partitioning algorithm uses a heuris-
tic to determine a cost-ecient solution based on
an architecture-dependent cost function. It can be
proven that the algorithmic solution does not deteri-
orate during the proceeding of the algorithm. More-
over, the architecture-dependent partitioning criterion
can be reduced to a very simple rule in case of a hy-
brid dataow architecture as target architecture. We
presented empirical results based on benchmark pro-
grams compiled with an extension of MIT's Id com-
piler. The results demonstrate a reduction in software
overhead with our architecture-dependent partition-
ing algorithm, compared with previously existing par-
titioning methods. The execution of the sample pro-
grams on an emulator for Monsoon shows a reduced
number of processor cycles.
The technique of cost functions can not only be
used to assess the merging of threads but is also appli-
cable to analyze other known methods for the reduc-
tion of overhead in dataow architectures. We plan to
compare with hybrid methods some modications of
the ne-grain dataow principle, like the TUP instruc-
tion [8]. The goal of these investigations is an evalua-
tion of various performance-improving techniques for
dataow architectures.
Multithreading techniques and ne-grain paral-
lelism are playing an increasingly important role in
processor microarchitectures and in optimizing com-
pilers. The synchronization overhead we encoun-
tered in non-blocking threads generated from depen-
dence graphs is inherent to ne-grained parallel mul-
tithreaded execution. The reduction of software over-
head due to architecture-dependent partitioning may
also be applicable outside the scope of non- strict
dataow languages and hybrid dataow architectures.
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Table 1: Analysis of partitioning the sample dataow
graph
iterated separation constraint method of architecture-dependent
dataflow partitioning partitioning dependence sets partitioning
number of threads 26 13 11 15 12
maximal length 1 6 7 3 5
average length 1.0 2.0 2.36 1.73 2.16
number of arcs connecting threads 47 26 24 30 26
average synchronization cost 1.81 1.53 2.09 1.06 1.25
number of processor cycles 58 49 47 46 45
